Abstract-This brief presents a technique for compensating the temperature coefficient (TC) of a bandgap reference (BGR) using temperature characteristics of transistor's current gain β. As a comparison, three BGR circuits built with Si BJTs and SiGe HBTs are implemented to demonstrate the proposed TC curvature compensation technique. Measured average TC of the HBT proposed BGR is 23ppm/ºC and 39 ppm/ºC over the commercial (0~70°C) and space (-260~125°C) temperature ranges, respectively. With the proposed PSRR improvement technique, the BGR reaches PSRR of -50dB at 1MHz, and -38dB at 1GHz, respectively.
I. INTRODUCTION
Bandgap reference (BGR) circuits have been widely used in IC designs since they were introduced by Widlar [1] . Several BGRs using Widlar BGR concept or its variants have been reported in both bipolar and CMOS implementations.
Nowadays, BGRs are facing increasing challenges for ultrawide temperature applications such as space applications and precise analog circuit designs such as high resolution data converters [2] - [4] and frequency synthesizers [5] . However, due to the curvature of the reference output voltage, the conventional Widlar BGR first-order compensated reference circuits exhibit limited temperature compensation, which is insufficient for wide temperature range applications. An efficient technique to compensate the curvature of BGR's temperature coefficient (TC, in unit of volts per degree K) using the current gain β of the BJTs [6] is adopted in our design, which significantly enlarges the range of compensation. Moreover, BGR circuits are normally affected by power supply variations. This work presents a simple, yet efficient, circuit that improves the performance of the BGR power supply rejection ratio (PSRR) from conventional BGR for more than 15 dB.
This brief investigates the temperature characteristics of β in both Si and SiGe processes and reports on the implementation of higher order curvature compensated BGRs utilizing its temperature characteristics. In Section II, the conventional Widlar BGR is introduced and its limitations are discussed. In Section III, β temperature dependences of Si and SiGe devices are analyzed. In Section IV, the proposed BGRs are presented. In Section V, measurement results are summarized. Figure 1 shows a basic BGR circuit. The first order temperature compensation is accomplished by the following equation:
II. LIMITATION OF FIRST ORDER COMPENSATION
where VBE is a negative TC parameter, VT is equal to kBT/q, which is a positive TC parameter; and λ is a scaling factor for optimizing the compensation. kB is Boltzmann factor and q is electronic charge. The two transistor sizes in the circuit have a ratio of c, which leads to a slight difference ΔVBE. ΔVBE is equal to ln(c) k B T⁄q. Then Eq. 1 can be rewritten as:
Assuming VBE is a linear term and by adjusting the ratio of c we can compensate the TC of the BGR independently such that its
temperature compensated output VREF versus the temperature should be a horizontal straight line. However, the measurement results of a traditional first order BJT BGR shows that the slope of the BGR's output is nonzero versus temperature, as shown in Fig. 2 . The TC curve in Fig. 2 is the derivative of the BGR output VREF. It shows that the slope of the output curve becomes zero only around 300 K. In a wide temperature range, the slope moves away from zero, namely the VREF is temperature independent only at 300 K, and the variation increases when the temperature offset increases. Obviously, parameter VBE contains higher order temperature dependent terms.
The TC of VBE has been studied extensively, such as in [7] . Considering the VBE temperature dependence, we can derive the VREF, as:
where VG is the bandgap voltage of silicon, μ is the charge carrier mobility, and Tr is a reference temperature. It is evident from this expression that the VBE contains several temperature dependent parameters. Mobility μ increases with increasing temperature in the low temperature regime because impurity scattering is reduced as the carriers gain more energy and have higher velocity at higher temperatures. However, if temperature further increases, μ will decrease due to lattice (phonon) scattering. A simulation result of mobility versus temperature for different doping levels is shown in Fig. 3 . The results also show that the mobility μ and dμ/dT decreases with the doping level, which means heavily doped semiconductor devices can exhibit higher temperature stability. 
III. TEMPERATURE DEPENDENCE OF BETA
The 1 st order temperature compensation is widely adopted for commercial (0~70ºC) applications with low temperature fluctuations. However, in special fields, like military and space exploration, the temperature can vary between -200 to 125ºC, where high order compensation becomes indispensable.
There are several ways to cancel the higher order terms of VBE. The approach adopted in this brief is to utilize the current gain β of bipolar transistors. β is a temperature dependent coefficient and is nonlinear, which can be used to compensate the higher order terms in VBE.
Current gain β can be expressed as follows, [8] [9]:
WB is base width. Dpe and Dpe are diffusion constants of holes in the emitter and electrons in the base, namely:
Lpe is hole path length in the emitter and Lnb is electron path length in base. p ne n pb ⁄ is minority carrier concentration ratio.
where NCE, NVE and NCB, NVB are effective densities of states in conduction and valence bands of emitter and base semiconductors, respectively. NB and NE are base and emitter doping level. n i 2 is proportional to
� . Substituting the above parameters into Eq. 4, we obtain the relationship between β and T as follows:
The current gain β is a temperature dependent parameter that follows an exponential rule, namely it contains higher order TC terms, according to Eq. 5. By taking a Taylor series expansion we find:
The Taylor series coefficients c0 c1 … cn can be adjusted by changing the circuit's parameters and partially compensate the higher order terms in Eq. 2. Furthermore, β is also affected by ∆E G ; that is, different types of material will lead to different temperature characteristics. This is the reason that Si based BJTs and SiGe based HBTs have opposite temperature characteristics.
To demonstrate BJT and HBT's β temperature dependence characteristics, two types of BGRs, Si based BJT and SiGe based HBT, were built, simulated and tested on a 0.18μm SiGe BiCMOS process. The β versus 1/temperature relationships of Si and SiGe transistors are shown in Fig. 4 and Fig. 5 , respectively. The simulation is based on Cadence virtuoso tool and foundry provided data which only cover -25~125ºC temperature range. The simulation result is very close to calculation in its valid region. Measurement result shows a great similarity comparing with calculation as well.
The measurement results are very close to the simulations and calculations based on the theory. The polarity of BJT's and HBT's ∆E G are different, according to Eq. 5. By tracing back from the measurement results in Fig. 4 , the β ∞ and ∆E G of Si The differences between HBT and BJT is that the HBT's base is built with heterojunction semiconductor material, which means the bandgap of the base is different from emitter and collector. HBT's ∆E G is larger than BJT. Recall in equation (12) , the larger ∆E G is, the higher β will be. It is for this reason that HBT has much higher current gain than Si BJT and has different temperature dependence characteristic, which means it is much easier to compensate the nonlinear terms in VBE.
IV. CURVATURE COMPENSATION
The crucial point of the high order temperature compensation is to utilize β's TC to compensate the terms in VBE. Fig. 6 illustrates a simple circuit that extracts the β TC into the output voltage VREF.
Two current sources I1 and I2 are proportional to absolute temperature (PTAT) sources, therefore the reference voltage VREF is given by
In summary, the proposed curvature compensation circuit is given in Fig. 7 . The ratio of two current sources I1 and I2 is related to the two parameters λ1 and λ2 in equation (13), which need to match the corresponding terms in VBE. Transistors Q1 and Q2 form the circuit illustrated in Fig. 6 and the two PTAT current sources are formed by two transistor pairs (Q3, Q4) and (Q5, Q6). Transistor Q7 and resistor R5 are solving for start-up issue and setting an initial current Iini. The ratio of transistors M1 and M2 needs to be fine-tuned to adjust the β's influence, which relates to inflection points and curvature of the output voltage. 
V. PSRR IMPROVEMENT TECHNIQUE
The BGR circuit is powered by power regulators or directly tied to the power supply, which is sensitive to power supply variations. The output of the power supply can vary significantly and may couple unwanted signal or noise, both of which may affect the output of BGR.
Conventional BGR designs often use cascode transistors to separate the circuit from power supply, which provides some power supply rejection. However, cascode structures consume more headroom, which is not suitable for low power, low voltage applications. We propose a simple way to reduce the (6) PSRR without adding cascode transistors.
The proposed BGR circuit with PSRR improvement and curvature compensation techniques is shown in Fig. 8 . The previous structure's initial current Iini is set by resistor R5. Iini is equal to �V CC -�V BE,Q 7 +V BE,Q 5 �� R 5 � . Any disturbance on the power supply will directly affect the PTAT current source and cause BGR output fluctuation. By replacing R5, in Fig. 7 , with a power supply independent current source, one can greatly reduce the PSRR. With the added circuit elements, the current Iini is equal to a ratio of I2, which is generated by VBE of transistor Q8 divided by R6. Although VBE is a term related to I1, the influence has been suppressed greatly. Furthermore, introducing a ratio between M3 and M4 can provide additional PSRR to the circuit. Fig. 9 shows the power supply dependence of currents I1, I2 and Iini. From I1 to Iini, the power supply's influence has been reduced by 30 dB. The proposed technique provides a constant current to the BGR by using IC-VBE relationship and the ratio of a current mirror. Theoretically, this structure can improve the PSRR by more than 30 dB without involving any op-amps.
VI. MEASUREMENT RESULTS
Die photo of the proposed BGRs chip is shown in Fig. 12 This work also adds a very simple circuit to 2 nd order HBT BGR that improves the performance of PSRR by more than 15 dB compared with the other two BGRs. Since we did not use any op-amps in this circuit, the PSRR remains at very low level even dealing with very high frequency. 2 nd order HBT BGR measurement results show that the power supply rejection ratios are -64 dB under 3.0 volt supply voltage at 1 MHz, and -42 dB at 1 GHz, respectively. Fig. 11 shows the PSRR versus frequency. 
VII. CONCLUSION
In this work, we analyzed the temperature dependence of bipolar transistor's VBE, and discussed the deficiency of the 1 st order compensated BGR due to the VBE temperature dependence. We then utilize the curvature cancellation technique by means of BJT or HBT's current gain β. The temperature dependence of β was derived. Three BGRs are implemented using Si BJT and SiGe HBT in this work, and the measurement results demonstrate that even with different temperature dependence of the β, i.e., positive or negative, as long as it contains higher order terms, it can be used to compensate the 1 st order BGR's TC, and thus improve the BGR's temperature compensation performance. Our HBT-based BGR shows better temperature independency than BJT BGR. A PSRR improvement circuit is developed for the 2 nd order compensation BGR, which improves the PSRR performance by more than 30dB.
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